Leo Provides Server-grade Customizable Reliability > 자유게시판

• 목록
• 답변
• 글쓰기
• 게시판 리스트 옵션
  • 수정
  • 삭제

SANTA CLARA, Calif.--(Enterprise WIRE)--Astera Labs, a pioneer in function-built connectivity solutions for clever techniques, at the moment introduced its Leo Memory Connectivity Platform supporting Compute Express Link™ (CXL™) 1.1 and 2.Zero has begun pre-production sampling for patrons and strategic partners to allow safe, dependable and excessive-performance memory expansion and pooling for cloud servers. This milestone follows the profitable finish-to-end interoperability testing of the Leo Good Memory Controllers with trade-leading CPU/GPU platforms and DRAM memory modules over a variety of actual-world workloads. "Our Leo Memory Connectivity Platform for CXL 1.1 and 2.0 is goal-built to overcome processor memory bandwidth bottlenecks and capacity limitations in accelerated and intelligent infrastructure," mentioned Jitendra Mohan, CEO, Astera Labs. CXL is proving to be a important enabler to realize the imaginative and prescient of Artificial Intelligence (AI) and Machine Studying (ML) in the cloud. Leo Good Memory Controllers implement the CXL.memory (CXL.mem) protocol to permit a CPU to entry and manage CXL-attached memory in support of general-goal compute, AI coaching and inference, machine learning, in-memory databases, memory tiering, multi-tenant use-cases, and other utility-specific workloads.

"Applications like Artificial Intelligence, Machine Studying and in-memory database managers have an insatiable appetite for memory, but present CPU memory buses limit DRAM capability to eight DIMMs per CPU," noticed Nathan Brookwood, research fellow at Perception 64. "CXL guarantees to free programs from the constraints of motherboard memory buses, but requires that CPUs and DRAM controllers be reengineered to assist the brand new commonplace. Forthcoming processors from AMD and Intel address the CPU side of the link. Astera’s Leo Smart Memory Controllers are available now and address the other end of the CXL link. Leo Good Memory Controllers provide comprehensive options that hyperscale data centers require for cloud-scale deployment of compute-intensive workloads, corresponding to AI and ML. Leo offers server-grade customizable Reliability, Availability and Serviceability (RAS) capabilities to allow information center operators to tailor their solutions so factors reminiscent of memory errors, materials degradation, environmental impacts, or manufacturing defects don't affect application performance, uptime, and user expertise. Extensive telemetry features and software program APIs for fleet administration make it straightforward to manage, debug and deploy at scale on cloud-primarily based platforms.

Unlike other memory enlargement options, Leo helps end-to-end datapath security and unleashes the very best capability and bandwidth by supporting as much as 2TB of memory per Leo Controller and up to 5600MT/s per memory channel, the minimum velocity required to totally utilize the bandwidth of the CXL 1.1 and 2.Zero interface. "CXL is designed to be an open normal interface to support composable memory infrastructure that can expand and Memory Wave Experience share memory resources to convey larger efficiency to modern information centers," said Raghu Nambiar, company vice president, Data Center Ecosystems and Solutions, AMD. Leo Smart Memory Controllers function a flexible Memory Wave structure that ensures support for not only JEDEC normal DDR interface, but in addition for different memory vendor-specific interfaces providing unique flexibility to support totally different memory types, and achieving lower whole price of possession (TCO). Leo Sensible Memory Controllers are also the industry’s first solution to handle memory pooling and sharing to allow data middle operators to further cut back TCO by rising memory utilization and availability.

"CXL gives a platform for a wealth of memory connectivity options and innovations in subsequent-generation server architectures, which is crucial for the business to understand the super potential of knowledge-centric purposes," said Zane Ball, Corporate Vice President, and General Supervisor, Data Platforms Engineering and Architecture Group, Intel. Leo Smart Memory Controllers have been developed in shut partnership with the industry’s main processor vendors, memory distributors, strategic cloud clients, system OEMs, and the CXL Consortium to ensure they meet their particular requirements and seamlessly interoperate throughout the ecosystem. "Astera Labs continues to be a precious contributor to the CXL Consortium with its connectivity expertise and dedication to vendor-neutral interoperability," mentioned Siamak Tavallaei, president, CXL Consortium. Astera Labs has launched extensive product documentation, utility notes, firmware, software program, management utilities and growth kits to allow partners and customers to seamlessly consider, develop and deploy Leo Smart Memory Controllers and Aurora A-Collection Good Memory Hardware Options. Astera Labs will show the Leo Memory Wave Experience Connectivity Platform at VMware Discover 2022 US this week as part of the "How Your Future Server Purchase Must be Ready for Memory Wave Tiered Memory" session alongside Lenovo and VMware. Astera Labs Inc., headquartered in the guts of California’s Silicon Valley, is a frontrunner in objective-constructed connectivity options for data-centric programs throughout the information center. The company’s product portfolio consists of system-aware semiconductor integrated circuits, boards, and services to enable strong CXL, PCIe, and Ethernet connectivity. Compute Express Link™ and CXL™ are trademarks of the CXL™ Consortium. All different trademarks are the property of their respective house owners.